



```

1  module dual_port_ram #(parameter ADDR_W = 4, ADDR_DEPTH = 16,
2  DATA_W = 8)
3  (
4  input clk,rst,
5  input wren_a, wren_b,
6  input [ADDR_W-1:0] addr_a, addr_b,
7  input [DATA_W-1:0] din_a, din_b,
8
9  output reg [DATA_W-1:0] dout_a, dout_b,collision
10 );
11
12 reg [DATA_W-1:0] mem [0:ADDR_DEPTH-1]; //memory declartion
13 integer i ;
14 always @(posedge clk)
15 begin
16     if (rst) begin
17         for (i = 0; i < ADDR_DEPTH; i = i + 1) mem[i] <= 0;
18         dout_a<= 0;
19         dout_b<= 0;
20     end
21
22     else if(wren_a || wren_b)
23         begin
24             collision = 0;
25             if(addr_a == addr_b)    collision = 1;
26
27             if (wren_a) mem[addr_a] <= din_a;
28             dout_a <= mem[addr_a];
29
30             if (wren_b) mem[addr_b] <= din_b;
31             dout_b <= mem[addr_b];
32         end
33     end
34 endmodule

```

[illegible]



```

1  module fifo #(parameter DEPTH = 8, DATA_WIDTH = 8, PTR_WIDTH = $clog2(DEPTH))
2  (
3  input clk, rst_n,
4  input w_en, r_en,
5  input [DATA_WIDTH-1:0] data_in,
6  output reg [DATA_WIDTH-1:0] data_out,
7  output full, empty
8  );
9
10
11  reg [PTR_WIDTH:0] w_ptr, r_ptr;
12  reg [DATA_WIDTH-1:0] fifo [0:DEPTH-1];
13
14
15  always @(posedge clk)
16
17  begin
18      if (!rst_n)
19          begin
20              w_ptr <= 0;
21              r_ptr <= 0;
22              data_out <= 0;
23          end
24
25      else if (r_en && !empty)
26          begin
27              data_out <= fifo[r_ptr];
28              r_ptr <= r_ptr + 1;
29          end
30
31      else if (w_en && !full)
32          begin
33              fifo[w_ptr] <= data_in;
34              w_ptr <= w_ptr + 1;
35          end
36
37  end
38
39  assign full = (w_ptr[PTR_WIDTH] != r_ptr[PTR_WIDTH]) && (w_ptr[PTR_WIDTH-1:0] == r_ptr[PTR_WIDTH-1:0]);
40  assign almost_full = (w_ptr - r_ptr == 2);
41  assign empty = (w_ptr == r_ptr);
42  assign almost_empty = (w_ptr - r_ptr == 2) && (w_ptr != r_ptr);
43
44  endmodule

```